



General Description

The MAX3982 is a single-channel, copper-cable preemphasis driver that operates from 1Gbps to 4.25Gbps. It provides compensation for copper links, such as 4.25Gbps Fibre Channel, allowing spans of up to 15m with 24AWG. The cable driver provides four selectable preemphasis levels. The input compensates for up to 10in of FR4 circuit board material at 4.25Gbps.

The MAX3982 also features SFP-compliant loss-of-signal detection with selectable sensitivity and TX_DISABLE. Selectable output swing reduces EMI and power consumption. It is packaged in a 3mm x 3mm, 16-pin thin QFN and operates from 0°C to +85°C temperature range.

Applications

SFP Active Copper-Cable Assemblies

Backplanes

- 1.0625Gbps, 2.125Gbps, and 4.25Gbps Fibre Channel
- 1.25Gbps Ethernet
- 2.488Gbps STM16

InfiniBand

PCI Express

Features

- ♦ Drives Up to 15m with 24AWG Cable
- ◆ Drives Up to 30in of FR4
- ♦ 0.25W Total Power with +3.3V Supply
- ♦ Selectable 1600mVp-p or 1200mVp-p Differential **Output Swing**
- **♦ Selectable Output Preemphasis**
- **♦ Fixed Input Equalization**
- **♦ Loss-of-Signal Detection with Selectable** Sensitivity
- ♦ Transmit Disable


Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX3982UTE	0°C to +85°C	16 Thin QFN	T1633-4
MAX3982UTE+	0°C to +85°C	16 Thin QFN	T1633-4

⁺Denotes lead-free package.

Pin Configuration appears at end of data sheet.

Typical Application Circuit



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc	0.5V to +6.0V
Continuous CML Output Current	
at OUT+, OUT	25mA to +25mA
Voltage at IN+, IN-, LOSLEV, LOS,	
TX_DISABLE, PE0, PE1, OUTLEV	0.5V to $(V_{CC} + 0.5V)$

LOS Open Collector Supply Voltage	
with ≥ 4.7kΩ Pullup Resistor	0.5V to +5.5V
Continuous Power Dissipation at +85°C	
(derate 20.8mW/°C above +85°C)	1.35W
Operating Junction Temperature Range (Г _J)55С° to +150°С
Storage Ambient Temperature Range (TS)	55C° to +150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, T_A = 0 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } T_A = +25 ^{\circ}\text{C} \text{ and } V_{CC} = +3.3 \text{V}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current		TX_DISABLE=low		75	97	mA
Inrush Current		Current beyond steady-state current			10	mA
Power-On-Reset Delay	tpor		1		40	ms
OPERATING CONDITIONS						
Supply Voltage	Vcc		3.0	3.3	3.6	V
Supply-Noise Tolerance		1MHz ≤ f < 2GHz		40		mV _{P-P}
Operating Ambient Temperature	TA		0	25	85	°C
Bit Rate		NRZ data (Note 1)	1.0		4.25	Gbps
CID		Consecutive identical digits (bits) (Note 1)			10	Bits
CONTROL INPUTS: TX_DISABLE	E, PEO, PE1,	OUTLEV, LOSLEV				
Voltage, Logic High	VIH		2.0			V
Voltage, Logic Low	V _{IL}				0.8	V
Current, Logic High	I _{IH}	$V_{IH} = V_{CC} + 0.5V$			-150	μΑ
Current, Logic Low	I _{IL}	$V_{IL} = 0.8V$			350	μΑ
STATUS OUTPUT: LOS						
		LOS asserted	0		25	μΑ
LOS Open Collector Current Sink		LOS unasserted, $V_{OL} \le 0.4V$ with $4.7k\Omega$ pullup resistor, pullup supply = $5.5V$	1.0			mA
		V_{CC} = 0V, pullup supply = 5.5V, external pullup resistor \geq 4.7k Ω	0		25	μΑ
100 4		LOSLEV = high (Note 1)	100			mV _{P-P}
LOS Assert Level		LOSLEV = low (Note 1)	50			mV_{P-P}
LOS Deassert Level		LOSLEV = high (Note 1)			300	mV _{P-P}
LOS Deassert Level		LOSLEV = low (Note 1)			120	mV _{P-P}
LOC III internelle		LOSLEV = high (Note 1)	20			mV _{P-P}
LOS Hysteresis		LOSLEV = low (Note 1)		4		mV _{P-P}
LOS Response Time		Time from IN dropping below assert level, or rising above deassert level to 50% point of LOS			10	μs
LOS Transition Time		Rise-time or fall-time (10% to 90%), external pullup resistor = $4.7k\Omega$		250		ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, T_A = 0^{\circ}\text{C to } +85^{\circ}\text{C}$. Typical values are at $T_A = +25^{\circ}\text{C}$ and $V_{CC} = +3.3V$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS					MIN	TYP	MAX	UNITS
EQUALIZER AND CABLE DRIVE	R SPECIFIC	TIONS								
Input Swing		Measured differentially at point A of Figure 2 (Note 1)					600		2000	mV _{P-P}
Input Resistance		Measured diffe	rentially				85	100	115	Ω
Input Return Loss		100MHz to 2GI	Hz (Note	: 1)			10			dB
		Measured	TX_DISABLE = low, OUTLEV = high		,	1450		1800		
Differential Output Swing		differentially at B of Figure 2 (Notes 1, 2)	point	TX_DISABLE = low, OUTLEV = low			1000		1350	mV _{P-P}
		, ,		TX_DIS/	ABLE =	: high		40		
Common-Mode Output		(OUT+) + (OUT-), measured at point B of Figure 2; TX_DISABLE = low, OUTLEV = high (Notes 1, 2)						60	mV _{P-P}	
Output Resistance		OUT+ or OUT- to V _{CC} , single ended					42	50	58	Ω
Output Return Loss		100MHz to 2GHz (Note 1)					10			dB
Output Transition Time	t _r , t _f	20% to 80% (Notes 1, 3)						50	80	ps
Random Jitter		(Notes 1, 3)							1.6	psrms
					PE1	PE0				
		0 0			0		2			
Output Preemphasis		See Figure 1			0	1		4		dB
					1	0		8		
					1	1		14		
		Source to IN	OUT	to Load	PE1	PE0				
Residual Output Deterministic			1m, 2	24AWG	0	0				
Jitter at 1.0625Gbps to		6 mil	5m, 2	24AWG	0	1		0.10	0.15	UI _{P-P}
2.125Gbps (Notes 1, 4, 5)		FR4 ≤ 10in	10m,	24AWG	1	0				
			15m,	24AWG	1	1				
		Source to IN	OUT	to Load	PE1	PE0				
			1m, 2	24AWG	0	0				
Residual Output Deterministic Jitter at 4.25Gbps (Notes 1, 4, 5)		6 mil	5m, 2	24AWG	0	1		0.15	0.20	UI _{P-P}
onto: at 4.200bps (Notes 1, 4, 5)		FR4 ≤ 10in	10m,	24AWG	1	0				
			15m,	24AWG	1	1				

- **Note 1:** Guaranteed by design and characterization.
- Note 2: PE1 = PE0 = 1 for maximum preemphasis, load is $50\Omega \pm 1\%$ at each side, and the pattern is 00000111111 at 1Gbps.
- **Note 3:** Measured at point B in Figure 2 using 0000011111 at 1Gbps. PE1 = PE0 = 0 for minimum preemphasis. For transition time, the 0% reference level is the steady-state level after four zeros, just before the transition. The 100% reference level is the maximum voltage of the transition.
- Note 4: Tested with CJTPAT, as well as this pattern: 19 zeros, 1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2 character), 0011111010 (K28.5 character).
- Note 5: Cables are unequalized, Amphenol Spectra-Strip 24AWG. Residual deterministic jitter is the difference between the source jitter at point A, and load jitter at point D in Figure 2. The deterministic jitter at the output of the transmission line must be from media-induced loss and not from clock-source modulation.






Figure 1. Illustration of Tx Preemphasis in dB




Figure 2. Test Setup. The points labeled A, B, and D are referenced for AC parameter test conditions. Deterministic jitter and eye diagrams measured at point D.





Figure 3. End-to-End Test Setup Using the MAX3748 as a Receiver. Deterministic jitter and eye diagrams measured at point D.

Typical Operating Characteristics

(V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)



20

PE[1,0] = 00


15

10

Typical Operating Characteristics (continued)


 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)$

END-TO-END EYE DIAGRAM, 20m 24AWG CABLE AT 4.25Gbps




4.25Gbps PRBS7 + 100CID PATTERN, 0in FR4 AT INPUT, USING MAX3748 AS RECEIVER, AS SHOWN IN FIGURE 3

END-TO-END EYE DIAGRAM, 20m 24AWG CABLE AT 2.125Gbbs




2.125Gbps PRBS7 + 100CID PATTERN, 0in FR4 AT INPUT, USING MAX3748 AS RECEIVER, AS SHOWN IN FIGURE 3

END-TO-END EYE DIAGRAM, 20m 24AWG CABLE AT 1.0625Gbps




1.0625Gbps PRBS7 + 100CID PATTERN, 0in FR4 AT INPUT, USING MAX3748 AS RECEIVER, AS SHOWN IN FIGURE 3


END-TO-END DETERMINISTIC JITTER vs. Cable Length at 1.0625Gbps




VERTICAL EYE OPENING vs. CABLE LENGTH WITH OUTLEV = LOW



VERTICAL EYE OPENING vs. CABLE LENGTH WITH OUTLEV = LOW




INPUT RETURN LOSS vs. FREQUENCY




Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)$


15m 24AWG CABLE ASSEMBLY OUTPUT WITHOUT MAX3982, 4.25Gbps CJTPAT




15m 24AWG CABLE ASSEMBLY OUTPUT WITH MAX3982 PREEMPHASIS, 4.25Gbps CJTPAT




DETERMINISTIC JITTER vs. CABLE LENGTH




15m 24AWG CABLE ASSEMBLY OUTPUT WITHOUT MAX3982, 4.25Gbps PRBS7 + 100CID



15m 24AWG CABLE ASSEMBLY OUTPUT WITH MAX3982 PREEMPHASIS, 4.25Gbps PRBS7 + 100CID




OUTPUT RETURN LOSS vs. FREQUENCY




_Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2^7, 100 zeros, 1010, PRBS 2^7, 100 ones, 0101.)$


15m 24AWG CABLE ASSEMBLY OUTPUT WITHOUT MAX3982, 4.25Gbps PRBS31




15m 24AWG CABLE ASSEMBLY OUTPUT WITH MAX3982 PREEMPHASIS, 4.25Gbps PRBS31




HOT-PLUG WITH TX_DISABLE LOW




30in FR4 OUTPUT WITHOUT MAX3982, 4.25Gbps CJTPAT



30in FR4 OUTPUT WITH MAX3982 PREEMPHASIS, 4.25Gbps CJTPAT




DETERMINISTIC JITTER vs. FR4 LENGTH




Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted. PRBS7 + 100CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones, 0101.)$


30in FR4 OUTPUT WITHOUT MAX3982 4.25Gbps PRBS7 + 100CID




30in FR4 OUTPUT WITH MAX3982 PREEMPHASIS, 4.25Gbps PRBS7 + 100CID




TRANSMITTER ENABLE




30in FR4 OUTPUT WITHOUT MAX3982, 4.25Gbps PRBS31



30in FR4 OUTPUT WITH MAX3982 PREEMPHASIS, 4.25Gbps PRBS31




TRANSMITTER DISABLE



Pin Description

	T	
PIN	NAME	FUNCTION
1	V _{CC1}	Power-Supply Connection for Input. Connect to +3.3V.
2	IN+	Positive Data Input, CML. This input is internally terminated with 50Ω to V_{CC1} .
3	IN-	Negative Data Input, CML. This input is internally terminated with 50Ω to V_{CC1} .
4, 8, 9	GND	Circuit Ground
5	OUTLEV	Output-Swing Control Input, LVTTL with $40k\Omega$ Internal Pullup. Set to TTL high or open for maximum output swing, or set to TTL low for reduced swing.
6	PE1	Output Preemphasis Control Input, LVTTL with $10k\Omega$ Internal Pullup. This pin is the most significant bit of the 2-bit preemphasis control. Set high or open to assert this bit.
7	PE0	Output Preemphasis Control Input, LVTTL with $10k\Omega$ Internal Pullup. This pin is the least significant bit of the 2-bit preemphasis control. Set high or open to assert this bit.
10	OUT-	Negative Data Output, CML. This output is terminated with 50Ω to V_{CC2} .
11	OUT+	Positive Data Output, CML. This output is terminated with 50Ω to V_{CC2} .
12, 13	V _{CC2}	Power-Supply Connection for Output. Connect to +3.3V.
14	TX_DISABLE	Transmitter Disable Input, LVTTL with $10k\Omega$ Internal Pullup. When high or open, differential output is $40mV_{P-P}$. Set low for normal operation.
15	LOS	Loss-of-Signal Detect, TTL Output. This output is open-collector TTL, and therefore requires an external $4.7 \text{k}\Omega$ to $10 \text{k}\Omega$ pullup resistor (5.5V maximum). This output sinks current when the input signal level is valid.
16	LOSLEV	LOS Sensitivity Control Input, LVTTL with $40k\Omega$ Internal Pullup. Set to TTL high or open for less sensitivity (higher assert threshold). Set to TTL low for more sensitivity (lower assert threshold).
EP	EXPOSED PAD	Exposed Pad. For optimal thermal conductivity, this pad must be soldered to the circuit board ground.

Pin Configuration






Figure 4. Functional Diagram

Detailed Description

The MAX3982 comprises a PC board receiver, a cable driver, and a loss-of-signal detector with adjustable threshold (Figure 4). Equalization is provided in the receiver. Selectable preemphasis and selectable output amplitude are included in the transmitter. The MAX3982 also includes transmit disable control for the output.

PC Board Receiver and Cable Driver

Data is fed into the MAX3982 through a CML input stage and fixed equalization stage. The fixed equalizer in the receiver corrects for up to 10in of PC board loss on FR4 material at 4.25Gbps.

The cable driver includes four-state preemphasis to compensate for up to 15m of 24AWG, 100Ω balanced cable. Table 1 is provided for easy translation between preemphasis expressions. The OUTLEV pin selects the output amplitude. When OUTLEV is low, the amplitude is 1200 mVP-P. When OUTLEV is high, the amplitude is

1600mV_{P-P}. Residual jitter of the MAX3982 is independent of up to 0.20UI_{P-P} source jitter.

Loss-of-Signal (LOS) Output

Loss-of-signal detection is provided on the data input. Pullup resistors should be connected from LOS to a supply in the range of +3.0V to +5.5V. The LOS output is not valid until power-up is complete. Typical LOS response time is 100ns.

The LOS assert and deassert levels are set by the LOSLEV pin. When LOSLEV is LVTTL high or open, the LOS assert threshold is 180mV_{P-P}. When LOSLEV is LVTTL low, the LOS assert threshold is 85mV_{P-P}.

TX Disable

Transmit disable is provided to turn off the output when desired. The TX_DISABLE pin can be connected to LOS to automatically squelch the output when the incoming signal is below the threshold set by LOSLEV (see the *Autodetect* section).

Table 1. Preemphasis Translation

Ratio	α	10Gbase-CX4	IN dB	
VHIGH_PP VLOW_PP	VHIGH_PP - VLOW_PP VHIGH_PP + VLOW_PP	$1 - \frac{V_{LOW_PP}}{V_{HIGH_PP}}$	$20 \left[log \left(\frac{V_{HIGH_PP}}{V_{LOW_PP}} \right) \right]$	VLOW PP VHIGH PP
1.26	0.11	0.21	2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
1.58	0.23	0.37	4	
2.51	0.43	0.6	8	
5.01	0.67	0.8	14	

_Applications Information

Autodetect

The MAX3982 can automatically detect an incoming signal and enable the data outputs. Autodetect can be accomplished by connecting the LOS pin to TX_DIS-ABLE. TX_DISABLE has a $10k\Omega$ internal pullup resistor. If a loss-of-signal is detected, the TX_DISABLE pin is forced high and disables the outputs. Leaving the inputs to the MAX3982 open (i.e., floating) is not recommended as noise amplification may occur and create undesirable output signals. Autodetect is recommended to eliminate noise amplification or possible oscillation. For periods much greater than 100ns without data transitions, autodetect disables the output.

Layout Considerations

Circuit board layout and design can significantly affect the performance of the MAX3982. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on the data signals. Power-supply decoupling should also be placed as close to the V_{CC} pins as possible. This should be sufficient supply filtering. Always connect all V_{CC} pins to a power plane. Take care to isolate the input from the output signals to reduce feedthrough.

Exposed Pad Package

The exposed-pad, 16-pin QFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The exposed pad on the MAX3982 must be soldered to the circuit board for proper thermal performance. For more information on exposed-pad packages, refer to Maxim Application Note HFAN-08.1: *Thermal Considerations of QFN and Other Exposed-Paddle Packages*.

Interface Schematics




Figure 5. IN+/IN- Equivalent Input Structure




Figure 6. OUT+/OUT- Equivalent Output Structure




Figure 7. LVTTL Equivalent Input Structure





Figure 8. Loss-of-Signal Equivalent Output Structure

_Chip Information

TRANSISTOR COUNT: 2957 PROCESS: SiGe Bipolar

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

PKG		8L 3x3		1	2L 3x3		1	16L 3x3	
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
е	0.	.65 BSC).	0.50 BSC.		0	0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50
N		8			12			16	
ND		2			3			4	
NE		2		3 4					
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0	.20 REF	=	0.20 REF			0.20 REF		
k	0.25	-	-	0.25	-	-	0.25	-	-

EXPOSED PAD VARIATIONS									
PKG.		D2			E2		PIN ID	JEDEC	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		JEDEC	
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC	
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.

4 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE

⚠ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.

6 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

⚠ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS . .

DRAWING CONFORMS TO JEDEC MO220 REVISION C.

DRAWING CONFORMS TO JEDEC MOZZO TIESTON.

MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

O

11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY. 12. WARPAGE NOT TO EXCEED 0.10mm.

PACKAGE OUTLINE 8, 12, 16L THIN QFN, 3x3x0.8mm DOCUMENT CONTROL NO. APPROVAL

-DRAWING NOT TO SCALE-

Revision History

Rev 2: 2/06: Added lead-free package to Ordering Information table (page 1); updated package outline (pages 14, 15).

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

MAX3982UTE+ MAX3982UTE+T