

Product data sheet

1. General description

The 74LVC2G02 is a dual 2-input NOR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant outputs for interfacing with 5 V logic
- Overvoltage tolerant inputs to 5.5 V
- · High noise immunity
- ±24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power consumption
- I_{OFF} circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Complies with JEDEC standard:
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Dual 2-input NOR gate

3. Ordering information

Table 1. Ordering information

| Type number | Package | | | | | | |
|-------------|-------------------|--------|---|----------|--|--|--|
| | Temperature range | Name | Description | Version | | | |
| 74LVC2G02DP | -40 °C to +125 °C | TSSOP8 | plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm | SOT505-2 | | | |
| 74LVC2G02DC | -40 °C to +125 °C | VSSOP8 | plastic very thin shrink small outline package; 8 leads; body width 2.3 mm | SOT765-1 | | | |
| 74LVC2G02GT | -40 °C to +125 °C | XSON8 | plastic extremely thin small outline package; no leads; 8 terminals; body 1 × 1.95 × 0.5 mm | SOT833-1 | | | |
| 74LVC2G02GN | -40 °C to +125 °C | XSON8 | extremely thin small outline package; no leads; 8 terminals; body 1.2 × 1.0 × 0.35 mm | SOT1116 | | | |
| 74LVC2G02GS | -40 °C to +125 °C | XSON8 | extremely thin small outline package; no leads; 8 terminals; body 1.35 × 1.0 × 0.35 mm | SOT1203 | | | |


4. Marking

Table 2. Marking codes

| Type number | Marking code[1] |
|-------------|-----------------|
| 74LVC2G02DP | V02 |
| 74LVC2G02DC | V02 |
| 74LVC2G02GT | V02 |
| 74LVC2G02GN | VB |
| 74LVC2G02GS | VB |

^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram



Dual 2-input NOR gate

6. Pinning information

6.1. Pinning



6.2. Pin description

Table 3. Pin description

| Symbol | Pin | Description | |
|-----------------|------|----------------|--|
| 1A, 2A | 1, 5 | data input | |
| 1B, 2B | 2, 6 | data input | |
| GND | 4 | ground (0 V) | |
| 1Y, 2Y | 7, 3 | data output | |
| V _{CC} | 8 | supply voltage | |

Dual 2-input NOR gate

7. Functional description

Table 4. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care.$

| Input | | Output |
|-------|----|--------|
| nA | nB | nY |
| L | L | Н |
| X | Н | L |
| Н | X | L |

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|--|-----|------|-----------------------|------|
| V _{CC} | supply voltage | | | -0.5 | +6.5 | V |
| VI | input voltage | | [1] | -0.5 | +6.5 | V |
| Vo | output voltage | Active mode | [1] | -0.5 | V _{CC} + 0.5 | V |
| | | Power-down mode; V _{CC} = 0 V | [1] | -0.5 | +6.5 | V |
| I _{IK} | input clamping current | V _I < 0 V | | -50 | - | mA |
| I _{OK} | output clamping current | $V_O < 0 \text{ V or } V_O > V_{CC}$ | | - | ±50 | mA |
| I _O | output current | $V_O = 0 \text{ V to } V_{CC}$ | | - | ±50 | mA |
| I _{CC} | supply current | | | - | 100 | mA |
| I_{GND} | ground current | | | -100 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | T _{amb} = -40 °C to +125 °C | [2] | - | 250 | mW |

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------------------|--|------|-----------------|------|
| V_{CC} | supply voltage | | 1.65 | 5.5 | V |
| VI | input voltage | | 0 | 5.5 | V |
| Vo | output voltage | Active mode | 0 | V _{CC} | V |
| | | Power-down mode; V _{CC} = 0 V | 0 | 5.5 | V |
| T _{amb} | ambient temperature | | -40 | +125 | °C |
| Δt/ΔV | input transition rise and fall rate | V _{CC} = 1.65 V to 2.7 V | - | 20 | ns/V |
| | | V _{CC} = 2.7 V to 5.5 V | - | 10 | ns/V |

Product data sheet

^[2] For SOT505-2 (TSSOP8) package: Ptot derates linearly with 4.6 mW/K above 96 °C.

For SOT765-1 (VSSOP8) package: Ptot derates linearly with 4.9 mW/K above 99 °C.

For SOT833-1 (XSON8) package: Ptot derates linearly with 3.1 mW/K above 68 °C.

For SOT1116 (XSON8) package: P_{tot} derates linearly with 4.2 mW/K above 90 °C.

For SOT1203 (XSON8) package: Ptot derates linearly with 3.6 mW/K above 81 °C.

Dual 2-input NOR gate

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Typ[1] | Max | Unit |
|----------------------|---------------------------|---|------------------------|--------|--|------|
| T _{amb} = - | 40 °C to +85 °C | | | | ı | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | - | - | V |
| | | V _{CC} = 2.3 V to 2.7 V | 1.7 | - | - | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2.0 | - | - | V |
| | | V _{CC} = 4.5 V to 5.5 V | 0.7 × V _{CC} | - | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 1.65 V to 1.95 V | - | - | 0.35 × V _{CC} | V |
| | | V _{CC} = 2.3 V to 2.7 V | - | - | 0.7 | V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 0.8 | V |
| | | V _{CC} = 4.5 V to 5.5 V | - | - | 0.3 × V _{CC} | V |
| V _{OH} | HIGH-level output voltage | V _I = V _{IH} or V _{IL} | | | | |
| | | I _O = -100 μA; V _{CC} = 1.65 V to 5.5 V | V _{CC} - 0.1 | - | - | V |
| | | I _O = -4 mA; V _{CC} = 1.65 V | 1.2 | 1.53 | - | V |
| | | I_{O} = -8 mA; V_{CC} = 2.3 V | 1.9 | 2.13 | - | V |
| | | I_{O} = -12 mA; V_{CC} = 2.7 V | 2.2 | 2.50 | - | V |
| | | I_{O} = -24 mA; V_{CC} = 3.0 V | 2.3 | 2.60 | - | V |
| | | I_{O} = -32 mA; V_{CC} = 4.5 V | 3.8 | 4.10 | - | V |
| V _{OL} | LOW-level output voltage | V _I = V _{IH} or V _{IL} | | | | |
| | | I _O = 100 μA; V _{CC} = 1.65 V to 5.5 V | - | - | 0.1 | V |
| | | I _O = 4 mA; V _{CC} = 1.65 V | - | 0.08 | - V - V - V 0.35 × V _{CC} V 0.7 V 0.8 V 0.3 × V _{CC} V - V 53 - V 50 - V 50 - V 50 - V 50 - V 10 - V 0.1 V 0.8 0.45 V 14 0.3 V 19 0.4 V 18 0.55 V 13 0.55 V 13 1 ±1 μ 11 ±2 μ 11 4 μ | V |
| | | I_{O} = 8 mA; V_{CC} = 2.3 V | - | 0.14 | | V |
| | | I _O = 12 mA; V _{CC} = 2.7 V | - | 0.19 | 0.4 | V |
| | | $I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | 0.37 | 0.55 | V |
| | | $I_O = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$ | - | 0.43 | 0.55 | V |
| l _l | input leakage current | $V_{I} = 5.5 \text{ V or GND}; V_{CC} = 0 \text{ V to } 5.5 \text{ V}$ | - | ±0.1 | ±1 | μΑ |
| I_{OFF} | power-off leakage current | V_{I} or $V_{O} = 5.5 \text{ V}$; $V_{CC} = 0 \text{ V}$ | - | ±0.1 | ±2 | μΑ |
| I _{CC} | supply current | $V_1 = 5.5 \text{ V or GND}; V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}; I_O = 0 \text{ A}$ | - | 0.1 | 4 | μA |
| ΔI _{CC} | additional supply current | per pin; $V_1 = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 2.3 \text{ V}$ to 5.5 V | - | 5 | 500 | μΑ |
| Cı | input capacitance | | - | 2.5 | - | pF |

| Symbol | Parameter | Conditions | Min | Typ[1] | Max | Unit |
|-----------------------|---------------------------|---|------------------------|--------|--|------|
| T _{amb} = -2 | 40 °C to +125 °C | | | | | |
| V _{IH} | HIGH-level input voltage | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | - | - | V |
| | | V _{CC} = 2.3 V to 2.7 V | 1.7 | - | - | V |
| | | V _{CC} = 2.7 V to 3.6 V | 2.0 | - | - | V |
| | | V _{CC} = 4.5 V to 5.5 V | 0.7 × V _{CC} | - | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 1.65 V to 1.95 V | - | - | 0.35 × V _{CC} | V |
| | | V _{CC} = 2.3 V to 2.7 V | - | - | 0.7 | V |
| | | V _{CC} = 2.7 V to 3.6 V | - | - | 0.8 | V |
| | | V _{CC} = 4.5 V to 5.5 V | - | - | 0.3 × V _{CC} | V |
| V _{OH} | HIGH-level output voltage | V _I = V _{IH} or V _{IL} | | | | |
| | | I _O = -100 μA; V _{CC} = 1.65 V to 5.5 V | V _{CC} - 0.1 | - | V V V V - 0.35 × V _{CC} V - 0.7 V - 0.8 V - 0.3 × V _{CC} V - V | V |
| | | I _O = -4 mA; V _{CC} = 1.65 V | 0.95 | - | - | V |
| | | I_{O} = -8 mA; V_{CC} = 2.3 V | 1.7 | - | - | V |
| | | I _O = -12 mA; V _{CC} = 2.7 V | 1.9 | - | - | V |
| | | I_{O} = -24 mA; V_{CC} = 3.0 V | 2.0 | - | - | V |
| | | I_{O} = -32 mA; V_{CC} = 4.5 V | 3.4 | - | - | V |
| V _{OL} | LOW-level output voltage | V _I = V _{IH} or V _{IL} | | | | |
| | | I _O = 100 μA; V _{CC} = 1.65 V to 5.5 V | - | - | 0.1 | V |
| | | I _O = 4 mA; V _{CC} = 1.65 V | - | - | 0.70 | V |
| | | I _O = 8 mA; V _{CC} = 2.3 V | - | - | 0.45 | V |
| | | I _O = 12 mA; V _{CC} = 2.7 V | - | - | 0.60 | V |
| | | I_{O} = 24 mA; V_{CC} = 3.0 V | - | - | 0.80 | V |
| | | I_{O} = 32 mA; V_{CC} = 4.5 V | - | - | 0.80 | V |
| I _I | input leakage current | V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V | - | - | ±1 | μΑ |
| I _{OFF} | power-off leakage current | V _I or V _O = 5.5 V; V _{CC} = 0 V | - | - | ±2 | μΑ |
| I _{CC} | supply current | $V_1 = 5.5 \text{ V or GND}; V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}; I_O = 0 \text{ A}$ | - | - | 4 | μΑ |
| ΔI _{CC} | additional supply current | per pin; $V_1 = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 2.3 \text{ V}$ to 5.5 V | - | - | 500 | μΑ |

^[1] All typical values are measured at T_{amb} = 25 °C.

Dual 2-input NOR gate

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground 0 V); for test circuit see Fig. 5.

| Symbol | Parameter | Conditions | -40 | °C to +85 | °C | -40 °C to | +125 °C | Unit |
|-----------------|-------------------------------|---|-----|-----------|-----|-----------|---------|------|
| | | | Min | Typ[1] | Max | Min | Max | |
| t _{pd} | propagation delay | nA, nB to nY; see Fig. 4 [2] | | | | | | |
| | | V _{CC} = 1.65 V to 1.95 V | 1.2 | 3.8 | 8.9 | 1.2 | 11.2 | ns |
| | | V _{CC} = 2.3 V to 2.7 V | 0.8 | 2.4 | 5.4 | 0.8 | 6.8 | ns |
| | | V _{CC} = 2.7 V | 0.8 | 3.2 | 6.0 | 0.8 | 7.5 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.6 | 2.4 | 4.9 | 0.6 | 6.2 | ns |
| | | V _{CC} = 4.5 V to 5.5 V | 0.6 | 1.8 | 4.3 | 0.6 | 5.5 | ns |
| C _{PD} | power dissipation capacitance | per gate; V _I = GND to V _{CC} [3] | - | 14 | - | - | - | pF |

- Typical values are measured at nominal V_{CC} and at T_{amb} = 25 °C.
- t_{pd} is the same as t_{PLH} and t_{PHL} . C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC})^2 \times f_0$ = sum of outputs.

11.1. Waveforms and test circuit



Measurement points are given in Table 9.


V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Input (nA, nB) to output (nY) propagation delays

Table 9. Measurement points

| Supply voltage | Input | Output |
|------------------|-----------------------|-----------------------|
| V _{CC} | V_{M} | V _M |
| 1.65 V to 1.95 V | 0.5 x V _{CC} | 0.5 x V _{CC} |
| 2.3 V to 2.7 V | 0.5 x V _{CC} | 0.5 x V _{CC} |
| 2.7 V | 1.5 V | 1.5 V |
| 3.0 V to 3.6 V | 1.5 V | 1.5 V |
| 4.5 V to 5.5 V | 0.5 x V _{CC} | 0.5 x V _{CC} |

Dual 2-input NOR gate





Test data is given in <u>Table 10</u>.

Definitions for test circuit:

R_L = Load resistor;

C_L = Load capacitance including jig and probe capacitance;

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator;

V_{EXT} = Test voltage for switching times.

Fig. 5. Test circuit for measuring switching times

Table 10. Test data

| Supply voltage | Input | | Load | | V _{EXT} |
|------------------|-----------------|---------------------------------|-------|----------------|-------------------------------------|
| V _{CC} | VI | t _r , t _f | CL | R _L | t _{PLH} , t _{PHL} |
| 1.65 V to 1.95 V | V _{CC} | ≤ 2.0 ns | 30 pF | 1 kΩ | open |
| 2.3 V to 2.7 V | V _{CC} | ≤ 2.0 ns | 30 pF | 500 Ω | open |
| 2.7 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open |
| 3.0 V to 3.6 V | 2.7 V | ≤ 2.5 ns | 50 pF | 500 Ω | open |
| 4.5 V to 5.5 V | V _{CC} | ≤ 2.5 ns | 50 pF | 500 Ω | open |

Dual 2-input NOR gate

12. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig. 6. Package outline SOT505-2 (TSSOP8)




Fig. 7. Package outline SOT765-1 (VSSOP8)

Dual 2-input NOR gate




Fig. 8. Package outline SOT833-1 (XSON8)

Product data sheet




Fig. 9. Package outline SOT1116 (XSON8)




Fig. 10. Package outline SOT1203 (XSON8)

Dual 2-input NOR gate

13. Abbreviations

Table 11. Abbreviations

| Acronym | Description | |
|---------|---|--|
| ANSI | American National Standards Institute | |
| CDM | Charged Device Model | |
| CMOS | Complementary Metal-Oxide Semiconductor | |
| DUT | Device Under Test | |
| ESD | ElectroStatic Discharge | |
| ESDA | ElectroStatic Discharge Association | |
| НВМ | Human Body Model | |
| JEDEC | Joint Electron Device Engineering Council | |
| TTL | ransistor-Transistor Logic | |

14. Revision history

Table 12. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | | |
|----------------|--------------------------|--|---------------|----------------|--|--|
| 74LVC2G02 v.16 | 20240812 | Product data sheet | - | 74LVC2G02 v.15 | | |
| Modifications: | Type number | Type number 74LVC2G02GF (SOT1089/XSON8) removed. | | | | |
| 74LVC2G02 v.15 | 20230815 | Product data sheet | - | 74LVC2G02 v.14 | | |
| Modifications: | Section 2: E | <u>Section 2</u> : ESD specification updated according to the latest JEDEC standard. | | | | |
| 74LVC2G02 v.14 | 20210721 | Product data sheet | - | 74LVC2G02 v.13 | | |
| Modifications: | Section 1 a | • Section 1 and Section 2 updated. | | | | |
| 74LVC2G02 v.13 | 20180420 | Product data sheet | - | 74LVC2G02 v.12 | | |
| Modifications: | guidelines o Legal texts | Logar texto have been adapted to the new company hame where appropriate. | | | | |
| 74LVC2G02 v.12 | 20161212 | Product data sheet | - | 74LVC2G02 v.11 | | |
| Modifications: | • <u>Table 7</u> : The | <u>Table 7</u> : The maximum limits for leakage current and supply current have changed. | | | | |
| 74LVC2G02 v.11 | 20130408 | Product data sheet | - | 74LVC2G02 v.10 | | |
| Modifications: | For type nu | For type number 74LVC2G02GD XSON8U has changed to XSON8. | | | | |
| 74LVC2G02 v.10 | 20120622 | Product data sheet | - | 74LVC2G02 v.9 | | |
| Modifications: | For type nu | For type number 74LVC2G02GM the SOT code has changed to SOT902-2. | | | | |
| 74LVC2G02 v.9 | 20111130 | Product data sheet | - | 74LVC2G02 v.8 | | |
| Modifications: | Legal page: | Legal pages updated. | | | | |
| 74LVC2G02 v.8 | 20101020 | Product data sheet | - | 74LVC2G02 v.7 | | |
| 74LVC2G02 v.7 | 20080606 | Product data sheet | - | 74LVC2G02 v.6 | | |
| 74LVC2G02 v.6 | 20080222 | Product data sheet | - | 74LVC2G02 v.5 | | |
| 74LVC2G02 v.5 | 20070904 | Product data sheet | - | 74LVC2G02 v.4 | | |
| 74LVC2G02 v.4 | 20060515 | Product data sheet | - | 74LVC2G02 v.3 | | |

Dual 2-input NOR gate

15. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Dual 2-input NOR gate

Contents

| 1. | General description | . 1 |
|-----|----------------------------------|-----|
| 2. | Features and benefits | . 1 |
| 3. | Ordering information | 2 |
| 4. | Marking | . 2 |
| 5. | Functional diagram | 2 |
| 6. | Pinning information | 3 |
| 6.1 | . Pinning | 3 |
| 6.2 | Pin description | . 3 |
| 7. | Functional description | . 4 |
| 8. | Limiting values | . 4 |
| 9. | Recommended operating conditions | 4 |
| 10. | Static characteristics | 5 |
| 11. | Dynamic characteristics | 7 |
| 11. | Waveforms and test circuit | . 7 |
| 12. | Package outline | . 9 |
| 13. | Abbreviations | 14 |
| 14. | Revision history | 14 |
| 15. | Legal information | 15 |
| | | |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 12 August 2024

[©] Nexperia B.V. 2024. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

<u>74LVC2G02GD,125</u> <u>74LVC2G02GN,115</u> <u>74LVC2G02GS,115</u> <u>74LVC2G02DC,125</u> <u>74LVC2G02DP,125</u> 74LVC2G02GM,125 74LVC2G02GT,115 74LVC2G02GF,115