IS43R16160D-5TLI

图像仅供参考
请参阅产品规格

Mouser编号：

870-IS43R16160D-5TLI

制造商编号：

IS43R16160D-5TLI

制造商：

ISSI

说明：

动态随机存取存储器 256M, 2.5V, DDR, 16Mx16, 200MHz, 66 pin TSOP II (400 mil) RoHS, IT

寿命周期:

工厂特别订单:

获取报价以核实当前价格、交货期和制造商的订购要求。

数据表:

IS43R16160D-5TLI 数据表 (PDF)

ECAD模型:

下载免费库加载程序，将此文件转换，以供您的ECAD工具使用。了解详情。

更多信息

了解ISSI IS43R16160D-5TLI详情

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

产品属性	属性值	选择属性
制造商:	ISSI
产品种类:	动态随机存取存储器
RoHS:
类型:	SDRAM - DDR
存储容量:	256 Mbit
数据总线宽度:	16 bit
最大时钟频率:	200 MHz
封装 / 箱体:	TSOP-II-66
组织:	16 M x 16
访问时间:	5 ns
电源电压-最小:	2.3 V
电源电压-最大:	2.7 V
最小工作温度:	- 40 C
最大工作温度:	+ 85 C
系列:	IS43R16160D
封装:	Tray
商标:	ISSI
湿度敏感性:	Yes
安装风格:	SMD/SMT
产品类型:	DRAM
工厂包装数量:	108
子类别:	Memory & Data Storage
电源电流—最大值:	330 mA
单位重量:	556 mg

找到的产品:

要显示类似产品，至少选中一个复选框

要显示该类别下的类似产品，请至少选中上方的一个复选框。

已选择的属性: 0

筛选文档:

数据表

IS43R16160D-5TLI 数据表 (PDF)

Models

IS43R16160D-5TLI Symbol & Footprint by SnapMagic

此功能要求启用JavaScript。

合规代码

CNHTS:: 8542319090
USHTS:: 8542320024
JPHTS:: 854232021
KRHTS:: 8542321010
MXHTS:: 8542320201
ECCN:: EAR99

原产地分类

原产国:: 中国台湾
组装原产国/地区:: 不可用
扩散国家:: 中国台湾

发货时，国家/地区可能会发生变化。

DDR SDRAM

ISSI 512-Mbit DDR SDRAM achieves high-speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 536,870,912-bit memory array is internally organized as four banks of 128Mb to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence, and CAS latency enable further advantages. The device is available in 8-bit, 16-bit, and 32-bit data word sizes. Input data is registered on the I/O pins on both edges of Data Strobe signal(s), while output data is referenced to both edges of Data Strobe and both edges of CLK. ISSI 512-Mbit DDR SDRAM commands are registered on the positive edges of CLK.

IS43R32800D 8Mx32 256-Mbit DDR SDRAM

ISSI IS43R32800D 8Mx32 256-Mbit DDR SDRAM achieves high-speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 268,435,456-bit memory array is internally organized as four banks of 64MB to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence, and CAS latency enable further advantages.