Floating-point Mathematics IP Cores

Zipcores Floating-point Mathematics IP Cores are provided as native VHDL source code and are compatible with a wide range of FPGA, SoC, and ASIC technologies. ZipCores Floating-point IPs are compatible with standard IEEE 754 arithmetic. The Floating-point portfolio includes cores for all common floating-point operations, including multiply, divide, add/subtract, square-root, and conversion between floating-point formats. All the IPs are fully pipelined with very low latency. Floating-point Mathematics IP Cores are ideal for high-speed, high-throughput mathematical operations.

结果: 6
选择 图像 零件编号
 制造商
描述 数据表 供货情况 单价（含13%增值税） 根据您的数量，按照单价筛选表格中的结果。
数量 RoHS 产品
Zipcores 开发软件 Floating-point Multiplier
数据表
IP Core - Floating-point Multiplier
Zipcores 开发软件 Floating-point Adder
数据表
IP Core - Floating-point Adder
Zipcores 开发软件 Floating-point to fixed-point converter
数据表
IP Core - Floating-point to Fixed-point
Zipcores 开发软件 Fixed-point to floating-point converter
数据表
IP Core - Fixed-point to Floating-point
Zipcores 开发软件 Floating-point Divider
数据表
IP Core - Floating-point Divider
Zipcores 开发软件 Floating-point Square-root
数据表
IP Core - Floating-point Square-root